

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/940,792	08/29/2001	Paul A. Farrar	M4065.0382/P382-A 5268		
24998	7590 04/06/2004		EXAMINER		
	N SHAPIRO MORIN	LEE, EL	LEE, EUGENE		
2101 L STREET NW WASHINGTON, DC 20037-1526			ART UNIT	PAPER NUMBER	
	,	2815			

DATE MAILED: 04/06/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

					92				
		Application No.		Applicant(s)					
Office Action Summary		09/940,792		FARRAR ET AL.					
		Examiner		Art Unit					
		Eugene Lee		2815					
The MAILING DATE of this co Period for Reply	ommunication ap	pears on the cove	r sheet with the d	correspondence ac	Idress				
A SHORTENED STATUTORY PER THE MAILING DATE OF THIS COI - Extensions of time may be available under the pafter SIX (6) MONTHS from the mailing date of - If the period for reply specified above is less that - If NO period for reply is specified above, the mailing to reply within the set or extended period Any reply received by the Office later than three earned patent term adjustment. See 37 CFR 1.	MMUNICATION. provisions of 37 CFR 1. this communication. In thirty (30) days, a repairmum statutory period of for reply will, by statute months after the mailing	136(a). In no event, how ily within the statutory minus will apply and will expire e, cause the application to the status of the status of	ever, may a reply be tir nimum of thirty (30) day SIX (6) MONTHS from to become ABANDONE	mely filed ys will be considered time the mailing date of this of ED (35 U.S.C. § 133).					
Status									
1) Responsive to communicatio	n(s) filed on <u>12 [</u>	December 2003.							
2a)⊠ This action is FINAL .	▼ This action is FINAL. 2b) This action is non-final.								
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
closed in accordance with the	e practice under	Ex parte Quayle,	1935 C.D. 11, 4	53 O.G. 213.					
Disposition of Claims									
4) Claim(s) <u>46-48,51-56,58-60,6</u>	☑ Claim(s) <u>46-48,51-56,58-60,62-65 and 67-81</u> is/are pending in the application.								
, , ,	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Claim(s) is/are allowed									
·	☑ Claim(s) <u>46-48,51-56,58-60,62-65,67-81</u> is/are rejected.								
	Claim(s) is/are objected to.								
8) Claim(s) are subject to	restriction and/o	or election require	ment.						
Application Papers									
9)☐ The specification is objected t	•								
	oxtimes The drawing(s) filed on <u>29 August 2001</u> is/are: a) $oxtimes$ accepted or b) $oxtimes$ objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
•	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 1) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
11) The oath or declaration is object	ected to by the E	xaminer. Note the	attached Office	e Action or form P	10-152.				
Priority under 35 U.S.C. § 119									
12) Acknowledgment is made of a a) All b) Some * c) Nor 1. Certified copies of the 2. Certified copies of the 3. Copies of the certified application from the International Copies	ne of: priority documen priority documen copies of the prio ternational Burea	its have been receits have been receity documents hau (PCT Rule 17.2	eived. eived in Applicat ave been receiv 2(a)).	ion No ed in this National	Stage				
* See the attached detailed Office	ce action for a lis	t of the certified c	opies not receiv	ed.					
Attachment(s)									
1) Notice of References Cited (PTO-892)		4) 🗀	Interview Summan						
 2) Notice of Draftsperson's Patent Drawing F 3) Information Disclosure Statement(s) (PTC Paper No(s)/Mail Date 		', <u> </u>	Paper No(s)/Mail C Notice of Informal I Other:	Patent Application (PT	O-152)				

Art Unit: 2815

DETAILED ACTION

Election/Restrictions

1. Newly submitted claims 82-91 directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: Claims 82-91 are drawn towards a process of making a semiconductor device whereas the invention originally claimed is drawn to a semiconductor device.

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 82-91 withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, "said devices" and "devices" (claims 46, 56, 72, 75, and 76) must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Art Unit: 2815

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 56, 58, 59, 72, and 75 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. 5,963,838 in view of Yamagata et al. 5,679,475. Yamamoto discloses (see, for example, FIG. 47) a semiconductor device (buried conductor pattern) comprising a substrate 21, and wiring layer (conductive material) 32. The wiring layer fills an empty-spaced pattern having a plate/pipe-shaped pattern and forms a conductive path that extends to the surface of the substrate 21. A portion of the top surface of said wiring layer is below a top surface of said substrate and a portion of a bottom surface of said wiring layer is above a bottom surface of said substrate. The wiring layer is part of an interconnect between MOS transistors (devices) 34a. Yamamoto does not disclose a monocrystalline substrate. However, Yamagata discloses (see, for example, column 1, lines 51-53) that monocrystalline substrates have good controllability of crystal orientations and less crystal defects. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to use a monocrystalline substrate in order to have good controllability of crystal orientations and less crystal defects.
- 5. Claims 46, 51, 52, 54, 55, and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Yamagata et al. '475 as applied to claims 56, 58, 59, 72, and 75 above, and further in view of Sato et al. "A New Substrate Engineering for the

Formation of Empty Space in Silicon Induced by Silicon Surface Migration." Yamamoto in view of Yamagata does not disclose a spherical pattern. However, Sato discloses (see, for example, column 2, lines 4-7) a spherical pattern as one of many patterns that are formed within a substrate. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use a spherical pattern in order to form a buried pattern that is functional under the surface of a substrate. Also the use of a spherical pattern does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In Aller, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re Aller, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

Page 4

Regarding claim 51, see column 22, lines 13-15 wherein Yamamoto discloses the wiring layer being made of tungsten.

Regarding claim 52, see column 19, lines 30-35 wherein Yamamoto discloses a silicon substrate.

Claims 47, 48, and 76 thru 81 are rejected under 35 U.S.C. 103(a) as being unpatentable 6. over Yamamoto et al. '838 in view of Yamagata et al. '475 in view of Sato et al. "A New Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface Migration" as applied to claims 46, 51, 52, 54, 55, and 60 above, and further in view of Kenney 5,583,368. Yamamoto in view of Yamagata in view of Sato does not disclose a second buried conductor pattern having a pipe-shaped or plate-shaped pattern, and said first buried conductor

Application/Control Number: 09/940,792

Art Unit: 2815

pattern being located below said second buried conductor pattern. However, Kenney discloses (see, for example, FIG. 1g) subsurface structures (for contacts to and connectors between devices) comprising trenches of varying depths. It would have been obvious to one of ordinary skill in the art at the time of invention to have a second buried conductor pattern having a pipe-shaped or plate-shaped pattern, and said first buried conductor pattern being located below said second buried conductor pattern in order to form multiple contacts within a semiconductor device and form greater circuit integration. In addition, the use of a spherical pattern with a plate-shaped or pipe-shaped pattern or any other combination of patterns within the same device does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In *Aller*, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In *re Aller*, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

Page 5

7. Claim 53 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Yamagata et al. '475 in view of Sato et al. "A New Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface Migration" as applied to claims 46, 51, 52, 54, 55, and 60 above, and further in view of Witek et al. 5,291,438. Yamamoto in view of Yamagata in view of Sato does not disclose said monocrystalline substrate being a germanium substrate. However, germanium is one of many conventional materials used in the fabrication of semiconductor devices. In column 3, lines 63-65, Witek discloses germanium as a substrate material. Therefore it would have been obvious to one of ordinary skill in the art at the

Art Unit: 2815

time of invention to use a germanium substrate in order to form a substrate that is capable of supporting semiconductor devices. It has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the intended use as a matter of obvious design choice. In re Leshin, 125 USPQ 416.

- 8. Claims 62 thru 64, and 67 thru 71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Yamagata et al. '475 as applied to claims 56, 58, 59, 72, and 75 above, and further in view of Tsu et al. 6,294,420 B1. Yamamoto in view of Yamagata does not disclose a processor system and a circuit coupled to said processor comprising a conductive structure. However, Tsu discloses (see, for example, FIG. 4C and FIG. 6) a memory array comprising a processor coupled to additional circuitry. In column 8, lines 61-*, Tsu states that the memory array may be embedded into a larger integrated circuit device wherein the memory array is included with control circuitry on the same integrated circuit. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to include the semiconductor device of Yamamoto in view of Yamagata into a memory array like Tsu in order to utilize the device in memory circuits.
- 9. Claim 65 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamamoto et al. '838 in view of Tsu et al. '420 B1 as applied to claims 62-64, and 67-71 above, and further in view of Sato et al. "A New Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface Migration." Yamamoto in view of Tsu does not disclose a spherical pattern. However, Sato discloses (see, for example, column 2, lines 4-7) a spherical pattern as

Application/Control Number: 09/940,792

Art Unit: 2815

one of many patterns that are formed within a substrate. Therefore it would have been obvious to one of ordinary skill in the art at the time of invention to use a spherical pattern in order to form a buried pattern that is functional under the surface of a substrate. Also the use of a spherical pattern does not provide any critical or unexpected results to the applicant's invention. Rather, it is merely an obvious design choice determinable by routine experimentation. In Aller, the court stated, "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re Aller, 220 F.2d 454, 456 105 USPQ 233,235 (CCPA 1995).

Page 7

Claims 73 and 74 are rejected under 35 U.S.C. 103(a) as being unpatentable over 10. Yamamoto et al. '838 in view of Yamagata et al. '475 in view of Sato et al. "A New Substrate Engineering for the Formation of Empty Space in Silicon Induced by Silicon Surface Migration" as applied to claims 46, 51, 52, 54, 55, and 60 above, and further in view of Kenney 5,583,368. Yamamoto in view of Yamagata in view of Sato does not disclose a second buried conductor pattern having a pipe-shaped pattern. However, Kenney discloses (see, for example, FIG. 1g) subsurface structures (for contacts to and connectors between devices) comprising trenches (with a pipe-shaped pattern) of varying depths. It would have been obvious to one of ordinary skill in the art at the time of invention to have a second buried conductor pattern having a pipe-shaped pattern in order to form multiple contacts within a semiconductor device and form a more intricate device.

Response to Arguments

11. Applicant's arguments with respect to claims 46-48, 51-56, 58-60, 62-65, and 67-81 have been considered but are most in view of the new ground(s) of rejection.

Regarding the Drawing Objection above, the figures do not show the "devices" that are associated with the buried conductor patterns. Even though the claims and specification disclose the "devices", every feature of the invention that is disclosed in the claims must be shown in the figures.

Regarding the applicant's argument on page 13 of the applicant's amendment filed 12/12/03 that Yamamoto does not teach or suggest a "buried conductor pattern within a monocrystalline substrate", this argument is not persuasive. Wiring pattern (buried conductor pattern) 32 is buried in a substrate 21. The wiring pattern interconnects MOS transistors 34a.

Regarding applicant's argument on page 16, last paragraph that a person of ordinary skill in the art would not have been motivated to combine the teachings of Yamamoto with those of Yamagata, this argument is not persuasive. The Yamagata reference is simply used to show that a silicon substrate can be monocrystalline and that a monocrystalline substrate can have benefits. Yamagata clearly states (column 1, lines 51-53) that monocrystalline substrates have good controllability of crystal orientation and very less crystal defects. Clearly, such having less defects would be welcome in any semiconductor device.

Regarding the applicant's argument on page 17, middle paragraph that a person of ordinary skill in the art would not have been motivated to combine the teaching of Yamamoto with those of Sato, this argument is not persuasive. Sato is simply used to show that patterns in a substrate can be spherical shaped as well as pipe and plate shaped. The applicant's argument

Art Unit: 2815

that the empty space technique of Sato in lieu of the impurity implanting technique of Yamamoto would require a substantial reconstruction and redesign of the elements shown in Yamamoto is not persuasive since the Examiner is only showing that a spherical pattern is one of many structural shapes that can be formed in a substrate (as disclosed by Sato), and the method used to form this spherical pattern would not be germane in this case since the applicant's claims are only directed towards device.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Art Unit: 2815

INFORMATION ON HOW TO CONTACT THE USPTO

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eugene Lee whose telephone number is 571-272-1733. The

examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Tom Thomas can be reached on 571-272-1664. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Eugene Lee March 25, 2004 Tom Thomas Supervisory Palant Examinat Tacknulogy Contex 2880